Overview
Principal AMS Verification Engineer Jobs in Wilmington, USA at Analog Devices
About Analog Devices
Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change and reliably connect humans and the world. With revenue of more than $9 billion in FY24 and approximately 24,000 people worldwide, ADI ensures today’s innovators stay ahead of what’s possible.
Learn more at and on Linked In and Twitter (X).
Principal AMS Verification Engineer
The ATE Group is looking for a motivated Principal AMS Verification Engineer for the IC development of new products. Products target high‑speed and precision signal chains for Automated Test Equipment (ATE) applications. Designs use advanced BiCMOS SiGe processes and standard 0.18 µm/16 nm CMOS processes, combined on a laminate package to create a custom SIP (System in a Package) solution, otherwise known as a chiplet.
The candidate’s responsibilities will include system‑level verification of the products, including simulation of digital and mixed‑signal circuits, high‑speed drivers and receivers, DACs, SPI/JTAG/Ser Des interfaces, calibration routines and digital controls. This is a multi‑die verification effort utilizing Verilog and Spice simulators. A verification plan will be created at product start, determining the verification methods and block model plans. Duties also include working with evaluation engineers to compare and contrast simulation and lab results.
The ideal candidate is a self‑motivated individual and fast learner with strong technical, analytical and communication skills.
Job responsibilities will include, but are not limited to, the following:
- Ownership of the system‑level verification plan and effort for multi‑die advanced custom chiplet products.
- Develop test bench environments and directed functional, random and constrained random tests; implement coverage‑driven verification methodologies; create functional coverage metrics. Ensure environments allow verification, design, product and test engineers to efficiently develop functional test cases.
- Define and develop block‑level modeling and verification strategies based on design requirements and architecture.
- Specify and perform, as necessary, block and chip‑level RTL, gate and mixed‑signal co‑simulation regressions. Track progress against verification plan.
- Work with designers and product/app engineers to achieve functional coverage goals and debug the design and environment.
- Work closely with evaluation engineers when silicon arrives to compare and contrast simulation results.
- Prepare and present verification plan and final review documentation packages.
Qualifications
- Minimum requirement of BSEE, MSEE and 6+ years experience preferred.
- Strong knowledge of System Verilog, UVM and object‑oriented programming.
- Strong knowledge of Verilog and Spice simulators.
- Knowledge of analog circuits and CAD tools (Cadence Virtuoso).
- Knowledge of scripting languages such as Python, Tcl, Perl, Bash.
- Ability to problem‑solve at circuit and system level.
- Strong presentation and writing/communication skills.
- Ability to collaborate in a team environment and across organizations.
Salary and benefits
- Actual wage offered may vary depending on work location, experience, education, training, external market data, internal pay equity or other bona fide factors.
- This position qualifies for a discretionary performance‑based bonus based on personal and company factors.
- This position includes medical, vision and dental coverage, 401 k, paid vacation, holidays, sick time and other benefits.
Other information
Job Req Type:
Experienced
Required Travel:
Yes, 10% of the time
Shift Type: 1st Shift/Days
The expected wage range for a new hire into this position is $157,080 to $227,460.
Export licensing:
For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce – Bureau of Industry and Security and/or the U.S. Department of State – Directorate of Defense Trade Controls. Applicants for this position – except US Citizens, US Permanent Residents and protected individuals as defined in 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.
Equal opportunity:
Analog Devices is an equal‑opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of race, color, religion, age, ancestry, national origin, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, veteran status, union membership, political affiliation or any other legally protected group.
EEO:
Notice of Applicant Rights Under the Law.
#J-18808-Ljbffr
Title: Principal AMS Verification Engineer
Company: Analog Devices
Location: Wilmington, USA
Category:
